eFPGA IP Core Compilation Technology Based on Domestic Processes
Candidate for:2024 World Electronics Achievement Awards - Processor/DSP/FPGA
The embedded FPGA IP core compilation technology based on domestic process developed by Ehiway can quickly tailor and form IP cores of different capacities and types according to user application needs on the hard core, and provide SoC users with integrated use; It provides an evaluation process in the software, helps customize IP resources, generates a chip database, and provides EDA whole-process support, filling the gap in the design, integration and EDA technology of China's independent process FPGA IP core.
Based on this technology, it has provided solutions for a number of SoC users, formed tens of millions of yuan of technology development orders, and developed a variety of domestic FPGAs have been promoted and applied to more than 300 users, playing an important role in the localization of chips in important markets such as industrial control, oil exploration, secure communication, and financial acceleration.
Malicious vote manipulation is expressly forbidden in this voting event. The organizers reserve the right to evaluate the fairness and accuracy of the voting results. AspenCore retains the authority to interpret the rules of this event.