Octa-core ARM Cortex-A55 in a DynamlQ big.LITTLE configuration, up to 1.8 GHz
32KB L1 I-cache and 32KB L1 D-cache per A55 core
Optional 64KB L2 cache per“LITTLE”core
Optional 128KB L2 cache per“big”core